Surface Mount Technology (SMT) is a widely used PCB assembly process where electronic components are mounted directly onto the surface of a printed circuit board (PCB). However, in some cases, designers and manufacturers notice that certain plated through-holes (PTHs) lose conductivity after the SMT process. This issue can lead to functional failures and connectivity problems in the final product. In this article, we explore the reasons behind non-conductive holes after SMT and how to prevent such issues in PCB manufacturing.
During the SMT process, PCBs go through a high-temperature reflow soldering process, typically reaching 230°C–260°C.
Extreme heat can cause thermal expansion, leading to barrel cracking or plating separation, disrupting electrical continuity.
Materials with high coefficient of thermal expansion (CTE) are more prone to these failures.
The integrity of via plating is crucial for maintaining electrical conductivity.
If the copper plating inside the via is too thin or contains voids, cracks may form due to thermal stress.
Contaminants or improper electroplating processes can result in poor adhesion between copper layers, leading to delamination after multiple heat cycles.
Excess solder mask or solder paste residue may enter the vias, causing electrical insulation.
Flux residues from the reflow process can remain inside the hole, preventing proper electrical contact.
Improper cleaning after soldering can leave unwanted residues that reduce conductivity.
PCBs may warp during the high-temperature SMT process, putting mechanical stress on plated through-holes.
Excessive warpage can lead to micro-cracks in the copper plating, causing intermittent or complete loss of conductivity.
Use materials with low CTE to minimize expansion-related plating failures.
High-Tg (glass transition temperature) laminates provide better thermal stability.
Ensure proper copper thickness in plated through-holes (typically 18-25μm for standard PCBs).
Implement thorough via wall cleaning before electroplating to prevent voids and adhesion failures.
Optimize reflow profiles to reduce excessive thermal stress on vias.
Implement gradual heating and cooling cycles to avoid sudden thermal expansion.
Use teardrop pads around vias to reduce stress concentration.
Consider via-in-pad designs with proper filling and capping to prevent solder mask contamination.
Avoid placing critical vias in areas with high thermal or mechanical stress.
Conduct X-ray inspection to detect via cracks or voids after reflow.
Perform electrical continuity testing to verify via conductivity.
Implement thermal cycling tests to evaluate PCB durability under operating conditions.
Non-conductive holes after SMT can result from thermal expansion, poor via plating, solder mask contamination, or mechanical stress. To prevent these issues, manufacturers should optimize material selection, plating processes, reflow conditions, and PCB design. By implementing strict quality control measures and thorough post-SMT testing, PCB reliability and performance can be significantly improved, reducing the risk of electrical failures in electronic devices.